Abstract-Research on memory devices is a highly active field, and many new technologies are being constantly developed. However, characterizing them and understanding how to bias for optimal performance are becoming an increasingly tight bottleneck. Here, we propose a novel technique for extracting biasing parameters, conducive to desirable switching behavior in a highly automated manner, thereby shortening the process development cycles. The principle of operation is based on: 1) applying variable amplitude, pulse-mode stimulation on a test device in order to induce switching multiple times; 2) collecting the data on how pulsing parameters affect the device's resistive state; and 3) choosing the most suitable biasing parameters for the application at hand. The utility of the proposed technique is validated on TiO x -based prototypes, where we demonstrate the successful extraction of biasing parameters that allow the operation of our devices both as multistate and binary resistive switches.
I. INTRODUCTION
R ESISTIVE random access memory (RRAM)-based memory is a very promising candidate in the search for the more than Moore memory technology that could drive the industry beyond the scaling limit of NAND flash. Many attractive properties have already been demonstrated in RRAM devices: 1) simple; 2) two-terminal architecture [1] ; 3) extreme scalability (down to 4F 2 /cell in planar arrays, 2-D and even higher density in 3-D arrays) [2] , [3] ; 4) nonvolatile storage with long retention times [4] ; 5) high cycling endurance [5] ; 6) low write and read energies [6] ; and 7) potential of achieving single-device multilevel memory.
As RRAM matures, the drive to develop a process that reliably delivers all of the aforementioned benefits in a single array intensifies. The road toward achieving this goal will involve significant effort in terms of process development: a systematic exploration of a vast fabrication parameter space (materials specification, fabrication recipe variables, geometry specification, and so on [7] - [9] ) through successive process optimization steps entailing prototyping, testing, and tuning.
In order to accelerate the process development cycle, it is imperative that the automated testing routines are developed, such as the ones shown in [10] (generalized marching test assessing device switchability under given biasing conditions), and [11] and [12] (tests for finding switching voltages for the devices exhibiting abrupt switching). In this paper, we report on a novel testing routine that is capable of automatically extracting the sets of biasing conditions suitable for operating RRAM arrays either as binary or as multilevel memory cells-a biasing parameter optimizer. Our optimizer draws inspiration from the incremental step pulse programming techniques used in the flash industry [13] , and employs programming pulse ramps interspersed with read-out sequences in order to determine the effects of pulse amplitude and duration on the resistive state (RS) of the target device in an automated manner.
Section II details the conceptual basis and function of the optimizer. Section III details the implementation specifics and experimental setup, while Section IV shows the measured results from in-house fabricated TiO x devices that validate our approach. Section V contains a discussion on the practical operation of the optimizer and the effects of running parameter choices. Section VI provides the conclusion of this paper.
II. OPTIMIZER DESCRIPTION
The optimizer algorithm works on the concept of repeatedly inducing switching in a target device and collecting information on the effects of biasing conditions on RS throughout the process. Switching is achieved by applying progressively more invasive input waveforms to the device under test (DUT). Each time switching is achieved, the last set of input biasing parameters used are saved. A record is also taken of whether DUT RS has switched toward higher or lower resistance. Voltage pulsing stimulation is used as square-wave pulses, which are easy to generate, can be described sufficiently well by only two parameters (T, V b ) (pulse duration and amplitude, respectively), and were found to allow better control of DUT behavior as opposed to the more traditional voltage sweeping technique.
A. Definitions and Assumptions
In order for the optimizer to find appropriate switching parameters automatically, a quantitative definition of switching is required. A DUT is considered to have successfully switched from an initial state RS 0 when its RS has exited a specified tolerance band ε (in % of RS 0 ) around RS 0 . If the DUT has switched toward lower (higher) resistance, the switching event is termed an undershoot (overshoot), as shown in Fig. 1. 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Read events are 0.5 V pulses. Program events consist of a 100-μs programming pulse followed by a read pulse. RS exits the tolerance band (in this case, ±10%) after the last programming pulse at 1.4 V via RS overshoot.
Optimum operation of the optimizer relies on two assumptions: 1) when biased by a sequence of progressively higher magnitude voltage pulses of suitable polarity, a working DUT will eventually experience a measurable fractional change in its RS and 2) the DUTs feature a threshold below which the effects of pulsing on RS are negligible. The first assumption effectively states that there must be biasing conditions (sufficient voltage and suitable polarity) that induce switching as per our quantitative definition above for some value of ε. The second assumption implies that the assessments of DUT RS can be carried out via noninvasive read pulses.
B. Algorithm Description
The optimizer routine is carried out in two stages: an initialization stage (stage I) and an RS cycling stage (stage II). In stage I, the system reads the initial RS of the DUT (RS 0 ) and then applies a succession of programming pulse trains (N pulses/train) of fixed duration, increasing amplitudes, and alternating polarities (Fig. 2) . DUT RS is assessed between every pair of programming trains. In normal operation, this continues until the RS exits the user-defined tolerance band. The alternating polarity of the incoming stimulation pulses ensures that a functioning DUT will be forced to exhibit a sufficient change in RS regardless of initial state and with minimum voltage stress throughout the test. The algorithm terminates unsuccessfully if the maximum allowed bias voltage fails to elicit switching with both polarities.
Notably, we can use M read pulses for each assessment of DUT RS in order to obtain both an estimate of RS value and the associated measurement uncertainty. Moreover, each of the N pulses that constitute a programming pulse train can be individually followed by optional read pulses in order to collect more information at the cost of run time [see Fig. 2 
In stage II, the system applies a succession of incremental step pulse-train ramps (ISPTRs). Each ramp consists of stimulation pulse trains of fixed duration and increasing amplitudes at fixed polarity, but successive ramps alternate Table I . Table I. polarity ( Fig. 3) . At the beginning of each ramp, DUT RS is measured and RS 0 is reset. In turn, RS is read between each pair of pulse trains. Progressively, the stronger pulse trains are added to each ramp until DUT RS exits the userdefined tolerance band. Upon switching, pertinent data are saved and the next ramp is initiated. The user decides how many ramps are to be applied during the RS cycling stage. ISPTRs are emitted with alternating polarities, because the system is designed to work optimally with bipolar devices, in which case successive ISPTRs are expected to cause DUT RS to oscillate. If an ISPTR reaches the maximum allowed programming voltage and the DUT does not switch, the ISPTR's polarity is considered unable to switch the device at its given state. The optimizer will attempt to apply ramps in both polarities before deeming a DUT unswitchable altogether and terminating unsuccessfully [see Fig. 3(a) ].
III. IMPLEMENTATION
The experiment was performed on stand-alone RRAM device arrays of TiO 2−x , as described in [14] . The optimizer was implemented on an instrument previously described in [15] and [16] . In our current implementation of the optimizer algorithm, there is a total of 12 key parameters, eight of which are controllable by the user. These are summarized in Table I , where the user-controllable parameters lie below the red line.
The testing system automatically attempts to optimize readout time as a function of the RS value being read. Timing between successive reads and successive writes is not under user control in the current optimizer implementation. Instead, the pulses are sent as soon as the system is ready to source them. Future implementations will grant that control as DUT behavior and results may be affected by timing choices (e.g., T w,w may affect DUT behavior through possible thermal effects [17] and T r,r will affect algorithm results in the samples exhibiting noticeable RS volatility [18] ).
IV. EXPERIMENTAL RESULTS
In order to validate the optimizer algorithm, a series of tests was ran on a total of 22 randomly selected DUTs, during which we gradually refined our choices of user-controlled parameter values. In this section, we present the results from three runs executed on three separate devices, which were deemed to showcase interesting behavior. The user-controlled parameter settings for each run are summarized in Table II .
A. DUT 1 Test
DUT 1 was subjected to the optimizer routine with the intention of finding biasing parameters that operate the device in the analog switching regime. We define this as the biasing regime, whereby applying stimulation in the form of identical pulse trains will cause the device to SET (move toward lower RS) or RESET gradually, i.e., RS will change in small steps as the pulses arrive. To that end, the number of programming pulses per train was set to N = 10 and the RS tolerance band to the relatively small value of ε = 10%. The voltage step was kept at V step = 0.1 V, as the initial optimizer runs indicated that our test devices respond to such bias voltage increments with a comfortably moderate change in RS switching rate [see Fig. 4(c1) ]. This choice of parameters was expected to allow the DUT to exit the tolerance band as a result of a succession of small RS increments/decrements caused by a multitude of identical pulses.
Our prototype devices support analog switching with DUT 1 constituting a good example of a well-behaved device operating clearly in analog, bipolar switching regime, as shown in Fig. 4 . Stage I of the optimizer ends when positive polarity pulsing causes the DUT to undershoot its RS tolerance band. Stage II then successfully cycles DUT RS 25 times. Notably, the RS oscillates within a relatively tight range throughout the test run [see Fig. 4(a1) ]. Overshoots and undershoots follow each other in strict alternating succession, while the voltages at which switching occurs (the switching voltages) seem to be relatively stable throughout the duration of the test run. Plotting the normalized change in RS (the switching rate R) as a function of the voltage employed in each pulse train (V b ), we notice a clear trend toward obtaining SET transitions under positive voltage bias and RESET under negative. The curvature of the R(V b ) characteristic justifies our choice of 0.1 V as a reasonable V step value for exploring the bias voltage space [i.e., the x-axis of Fig. 4(b1) ]. If we consider the switching rate as a function of both bias voltage and initial state, we obtain Fig. 4(c1) (the switching surface), which reveals no observable link between switching rate and initial RS within the operating RS range the device traverses during the test run (1.8-2.8 k ).
In order to validate our methodology, DUT 1 was subjected to a further set of pulse trains (250 pulses/train) following the optimizer test run. Successive pulse trains featured opposite polarities, while the amplitudes were determined based on the set of switching voltages collected during the preceding optimizer run [ Fig. 4(b1) ]. In this case, we used the minimum magnitude overshoot and undershoot switching voltages in order to ensure that we obtain slow, gradual switching, and visit many intermediate RSs. Results are shown in Fig. 5 . The chosen stimulus conditions indeed operate DUT 1 in the desired analog switching regime for both SET and RESET directions. Notably, the device reacts to the pulse trains with a progressively saturating RS response.
B. DUT 2 Test
DUT 2 was subjected to a similar test as DUT 1, but this time we sampled the bias voltage space in steps of V step = 50 mV. Furthermore, the tolerance band was set to ε = 15%. The obtained results are shown in Fig. 4 (middle panels). We observe that in principle, DUT 2 also shows clear bipolar operation with RS oscillating within a relatively narrow range of values [ Fig. 4(a2) ] while overshoot and undershoot events follow each other in strict alternating succession. Switching voltages for this device are consistent; however, the plot of switching rate versus programming pulsetrain voltage [ Fig. 4(b2) ] reveals two distinct regions of bipolar operation. The first region concerns the pulse voltages of magnitude below ≈1 V and features mild SET transitions at negative voltage and RESET at positive. The second region surrounds the first and features markedly stronger SET/RESET transitions triggered by the opposite polarities versus region 1. They are the pulses belonging to region 2 that cause DUT RS tolerance band exits in both directions during the test run. This would not have necessarily been the case had ε been set to a lower value. Finally, the full switching surface figure  [Fig. 4(c2) ] shows little dependence of the switching rate on initial RS within the test-specific operating RS range of DUT 2 (3-5 k ).
C. DUT 3 Test
DUT 3 was subjected to the optimizer routine with the intention of finding biasing parameters that operate the device in the binary switching regime. We define this as the biasing regime whereby the device can be repeatedly toggled between two distinct RS ranges after the application of single-pulse stimulation [typically dubbed the high RS (HRS) and low RS (LRS) ranges]. To that end, the number of programming pulses per train was set to N = 1 with the tolerance band remaining at ε = 10% and voltage step at V step = 0.1 V. This choice of parameters was expected to facilitate switching via single-pulse events under the rationale that the rapid increase in biasing voltage caused by the low value of N would concentrate the effect of each ISPTR on the final, strongest pulse. ε was kept low in this paper since our devices operate most reliably when not forced to repeatedly undergo large changes in RS. Nevertheless, depending on the application, ε can be adjusted to better match the desired minimum acceptable ON/OFF ratio. Finally, V step was not changed as we wished to obtain a bias voltage value not far in excess of what is strictly necessary in order to elicit binary switching in our DUT.
Results for DUT 3 are shown in Fig. 4 (bottom panels). The effects of the stimulation protocol are clearly visible in Fig. 4(a3) . DUT RS can be observed to exit the specified tolerance band via significantly more abrupt RS transitions than DUT 1 and DUT 2, although still in a distinctly bipolar fashion. Switching voltages remained stable during this stimulation protocol, although for this particular device, SET transitions were elicited by negative voltages; opposite to DUTs 1 and 2. Devices of opposite switching voltage polarities can be routinely found in our samples although the behavior of DUTs 1 and 2 is significantly more common. Fig. 4(b3) confirms the antipolar behavior of DUT 3, as does the switching surface of Fig. 4(c3) .
In order to validate our methodology, DUT 3 was subjected to a further set of pulse trains (5 pulses/train) of alternate polarities following the optimizer test run; similar to DUT 1. Amplitudes were chosen based on the measured switching voltages, as shown in Fig. 4(b3) . In this case, we chose the most frequent values of 1.4 and −1.1 V for overshoots and undershoots, respectively, as they remained stable throughout most of the optimizer run. Results are shown in Fig. 6 . The chosen stimulus conditions successfully operate the device in the binary switching regime for both SET and RESET transitions. It is always the first pulse in the train that delivers the most impact on DUT RS indicating that the RS response is saturating in nature, much like for DUT 1 (Fig. 5) . At these voltages, however, a single pulse of 100-μs duration suffices to drive the device to the limits of its range.
D. Fixed Parameters
All tests were carried out with programming pulses lasting 100 μs. This value was chosen because it allows for relatively short testing times with good pulsewidth control. We have kept it fixed throughout this paper in order to concentrate our study on the effects of pulse amplitude as an RS switching driver. The selected number of read pulses per RS assessment operation (M = 5) was deemed sufficient given our instrument's precision, while the number of switching cycles during the RS cycling stage of the optimizer was set to C = 25 in order to observe the distribution of switching voltages and uncover any trends as the device is repeatedly cycled. The minimum programming pulse voltage was maintained at V init = 0.5 V, i.e., the read-out pulse amplitude in order to ensure that each ISPTR starts from a noninvasive voltage level. Finally, the maximum allowable voltage was set to V max ≥ 2.5 V as it was observed that our test devices tend to routinely switch at <2 V. Notably, the specific value used did not impact the execution of the optimizer tests as no switching voltage ever exceeded a magnitude of 1.6 V. Finally, optional read-out pulses followed each programming pulse [as explained in Section II-B and shown in Fig. 2(b) ] in all tests, although the resulting data are not used in this paper.
V. DISCUSSION
The proposed optimizer simplifies the problem of finding suitable switching parameters for RRAM devices to the less complex problem of finding user-controllable parameters that allow the system to automatically determine the said parameters. To that end, our approach is designed to make use of as few assumptions as possible: 1) no assumptions are made on whether the initial DUT RS is high or low; 2) what input signal polarity is required to elicit RS change in either SET or RESET direction; and 3) what flavor of switching the device is capable of exhibiting (analog or binary). Results from Section IV validate the approach and confirm the usefulness of the system for our TiO x -based devices; devices exhibiting nonvolatile, bipolar switching characteristics for which the current implementation of the optimizer is tailored to extract the most relevant results.
RRAM device behavior is affected by biasing history. For that reason, all extracted switching voltages (which drive the biasing sequence) will reflect the effects of a whole series of programming pulses on the DUT. However, the key information lies in the switching rate plots [ Fig. 4(b) and (c) ] rather than the switching voltages themselves. From there, it is possible to see what bias voltage on average corresponds to the desired switching rate, how tight the bias voltage-switching rate link is, and how much it depends on initial RS.
The user-controlled parameters (notably, ε, V step , and N-see Table I ) should be set such that the bias voltages corresponding to the desired switching rates are recorded as quickly as possible and at minimal voltage stress on the DUT. If ε is too large, ISPTRs have a chance of reaching destructively high voltages before switching is acknowledged and captured switching rate values run a higher risk of exhibiting a dependence on DUT RS. Excessively small values, on the other hand, will lead to false switching detection as a result of measurement uncertainty. Large values of V step tend to sample the bias voltage space too sparsely [x-axis in Fig. 4(c1) ] and increase the risk of applying unnecessarily large voltages on the DUT, while excessively low values may cause the DUT to reach switching before desirably high switching rates are recorded and unduly prolong testing time. Overly large values of N similarly slow down testing and tend to cause switching before high switching rates are reached, although having N > 1 helps see the cumulative effects of a succession of identical pulses and reveal any dependence of switching rate on DUT RS.
VI. CONCLUSION
In this paper, we have presented an algorithm capable of providing crucial information on the switching behavior of RRAM devices in a highly automated manner. The system is designed to work with as few assumptions as possible in order to provide meaningful results in the broadest possible scenarios, although it is optimized to work with bipolar, nonvolatile devices. The utility of the proposed routine is validated through tests on TiO x -based RRAM samples, whereby the switching parameters for analog and binary operation are successfully extracted with minimal effort, time cost, and voltage stress on each respective DUT. Furthermore, information collected throughout each test run is automatically compiled into switching rate and switching surface plots that allow an overview of DUT behavior at a glance. Finally, some practical guidelines on how to operate the system for optimal time/voltage stress/result relevance performance are shared.
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